Processes for fabricating a Ni nanocrystal (NC)-assisted low-temperature polycrystalline silicon thin film transistor (LTPS-TFT) nonvolatile memory device of noble stack below 600 C were successfully developed. The NCs were fabricated in H-plasma atmosphere by heating a nanosized Ni film to realize an appropriate nanoparticle distribution. Results show that NCs with a number density of $5 Â 10 11 cm À2 and a particle diameter of 4 to 12 nm can successfully be fabricated as charge-trapping centers for enhancing the device performance. The results also indicate that the data retentions at the initial time and after 10 4 s for a SiO 2 /Ni-NCs/Si 3 N 4 /SiO 2 gate under the present stack of devices are about 2.2 and $1:1 V, respectively. #
Introduction
Recently, the NAND flash has become more popular for mobile electronic products, and the demand for memory density is multiplied every year. Although the NAND flash is aggressively scaled down, it becomes continuously difficult to follow Moore's law owing to physics limitations. A three-dimensional (3D) multilayer-stack memory was proposed as one of the methods for realizing an ultrahighdensity memory. [1] [2] [3] [4] Furthermore, a nonvolatile memory assisted by semiconductor nanocrystals (NCs), such as Si or Ge NCs, has widely been studied to examine the charge trapping ability of NCs. [5] [6] [7] [8] [9] [10] One greatest advantage of using NCs is that charges are distributed in more trapping centers, which minimizes charge loss. It results in a thinner tunnel oxide, a lower working voltage, and a higher program/erase (P/E) speed. The use of metallic NCs was also proposed; the metallic NCs were observed to exhibit higher performance characteristics than semiconductor NCs owing to a stronger coupling with the conduction channel, a wider range of available work functions, a higher density of states around the Fermi level for storing more charges, and a smaller energy perturbation due to carrier confinement. [11] [12] [13] [14] [15] [16] [17] However, most of those studies were conducted to examine effects of NCs embedded in Si-wafer-based devices on memory performance. To extend the potential applications of NCs in 3D memory structures, one of the important issues is the fabrication of the memory device on a SiO 2 isolation layer instead of a Si wafer, for which a low-temperature process (below 600 C) is required. In this study, lowtemperature processes were developed to fabricate Ni-NCs to be embedded in thin film transistor-nonvolatile memory (TFT-NVM) devices on SiO 2 substrates. Furthermore, nickel was selected as a NC material, considering its high work function (5.15 eV), 18) which yielded a deep energy well, a thin tunnel layer, and a low device operating voltage. Effects of H-plasma treatment on the size and distribution of Ni nanoparticles were reported for catalyst application to synthesize carbon nanotubes. 19) In addition, the H-plasma treatment for fabricating Ni-NCs using a chemical vapor deposition (CVD) system is a popular and favorable process for integration with the formation of low-temperature polycrystalline silicon (poly-Si) TFT devices. Figure 1 shows the TFT-NVM device structure with the embedded Ni-NCs. The fabrication of the TFT-NVM was started by oxidizing the Si substrate in water vapor at 1000 C to form 500-nm-thick SiO 2 for simulating the isolation layer of 3D NVM devices. The SiO 2 -coated wafer was then deposited at 550 C using a 100-nm-thick amorphous Si layer by low-pressure chemical vapor deposition (LP-CVD). The process was followed by annealing at 600 C for 24 h in N 2 atmosphere to crystallize the amorphous Si to form a poly-Si/SiO 2 /Si structure stack. The 500-nm-thick field isolation oxide layer was then deposited on the stack by plasma-enhanced CVD (PECVD), and the active source and drain regions were then formed by patterning and etching the field isolation oxide layer. These active regions were implanted with phosphorus (35 keV, 5 Â 10 15 cm À2 ) and then activated at 600 C for 24 h in N 2 atmosphere. The patterning and activation of the stack were followed by SiO 2 /Si 3 N 4 (7 nm/3 nm) gate stack deposition C N 2 sintering for 30 min. The gate length and width of the device are $10 and 100 mm, respectively. Effects of H-plasma treatment conditions on Ni-NC structures were studied. In addition, the effects were characterized and analyzed by scanning electron microscopy (SEM), transmission electron microscopy (TEM), and current-voltage (I-V) measurements.
Experimental Methods

Results and Discussion
Regarding the H-plasma treatment performed to form NiNCs, the results show that the dot size and number density of NCs are functions of microwave power (600 to 900 W) and treatment time (1 to 10 min). The dot size and number density result from the competitions among heating ability, etching effect, dot fluidity, and dot agglomeration due to the surface tension effect. 20) Under the present study conditions, the number density of Ni-NCs at 900 W for 3 min (5 Â 10 11 cm À2 ) is about one order greater than that at 750 W for 3 min (3:8 Â 10 10 cm À2 ), as shown by SEM micrographs in Figs. 2(a) and 2(b) , respectively. Effects of H-plasma treatment time on morphologies of Ni-NCs are shown by SEM micrographs in Figs. 3(a)-3(d) . Figure 4 shows the corresponding curves of number dot density and average dot diameter versus treatment time for a microwave power of 900 W. This figure also suggests the greatest etching effect, which is the bombardment of NCs out of the surface at the treatment time of 10 min. In other words, the highest number density of NCs is observed at the treatment time of approximately 3 min. In summary, the H-plasma treatment conditions of 900 W for 3 min were chosen for NVM device fabrication.
To examine the device stack, a part of the SiO 2 /Si 3 N 4 / Ni-NCs/SiO 2 stack is shown using the cross-sectional TEM image of the device stack in Fig. 5 . It indicates that the layer structures in the order from top to bottom are an Al electrode, 20 nm Ni-NCs embedded SiO 2 , a 3 nm Si 3 N 4 buffer layer, a 7 nm SiO 2 tunneling layer, and a poly-Si channel layer. There are six black dots in Fig. 5 that represent Ni-NCs with sizes ranging from 4 to 9 nm.
The I D -V D features with various current densities (maximum is 0.58 mA/mm 2 ) of the Ni-NC-assisted low-temperature poly-Si thin film transistors (LTPS-TFTs) with gate voltages ranging from 0 to 6 V are depicted in Fig. 6 . The features signify that the highest current density in this case is favorable for integrated circuit applications. Figure 7 shows the corresponding four different I D -V G curves of these devices with or without Ni-NCs and with gate program-erase biases of 12 V for 1 s and À12 V for 1 s. The V TH shift of the device with Ni-NCs is about 2.2 V in contrast to $0:1 V for the device without NCs. The V TH shift of 2.2 V is sufficiently high to be sensed as either ''1'' or ''0'' by the sensing amplifier. In addition, the on/off current ratio can increase up to 5 orders with an on-current of 10 À5 A, and the value of the subthreshold swing (SS) can decrease down to $0:5 V/decade, signifying a rapid response of the device and a low leakage current of the poly-Si channel. The significance of the curves can be understood from the following device functions. When the device is programmed, the electrons are tunneled from the Si substrate through the tunnel oxide layer and trapped in the Ni-NCs. When the device is erased, the holes are tunneled from the Si substrate through the tunnel oxide layer and recombine with the electrons. The function of the top SiO 2 control oxide layer is to prevent the injection of the carriers of the gate electrode into the Ni-NCs by Fowler-Nordheim (FN) tunneling, as shown in Figs. 8(a)  and 8(b) . However, using the asymmetric SiO 2 /Si 3 N 4 tunneling barrier, electrons or holes can be more easily tunneled than only using SiO 2 as the tunneling oxide layer. In other words, these devices require a lower operating voltage or a lower power consumption to pump electrons in and out. It can be concluded that the SiO 2 /Si 3 N 4 /Ni-NCs/ SiO 2 stack of gate dielectric layers has been demonstrated successfully to manipulate the charging and discharging of electrons in the stack for potential applications in nonvolatile memory devices.
The two curves of retention time versus V TH for TFTNVMs with Ni-NCs in the device at room temperature are shown in Fig. 9 for two different states. These curves show that the devices with Ni-NCs and the program/erase (P/E) condition of AE12 V for 1 s can maintain a memory window of $1:1 V for a retention time of 10 4 s. In general, the leakage current of a TFT is a more critical factor in the reverse bias region, known as the Frenkel-Poole (FP) region, in which the trapped electrons can be more easily tunneled out through defects in the tunnel oxide layer by the FP mechanism. 21) In other words, the application of Ni-NCs in the NVM device can improve electron retention through minimizing FP leakage. This may be due to the fact that electrons can be distributed and stored in many NCs, which are insulated to each other to minimize the possibility of simultaneous leakages from all NCs. In addition, the high work function ($5:15 eV) of Ni-NCs yields a deep energy well for storing carriers, enhancing data retention. 
Conclusions
Processes of fabricating Ni-NCs by hydrogen plasma treatment in a CVD system on a Si 3 N 4 layer were successfully developed to obtain optimum process parameters for application in LTPS-TFT NVM devices. Results show that an approximately 5-nm-thick Ni film can be used to fabricate NCs with number densities of up to 5 Â 10 11 cm À2 at 900 W for 3 min H-plasma treatment. The corresponding TFT-NVM obtained using Ni-NCs as charge-trapping centers has been successfully demonstrated, indicating the possibility of fabricating a 3D multilayer-stack device below 600 C for ultrahigh-density nonvolatile memory application. Further improvement of the TFT-NVM can be feasible. Fig. 9 . Data retention curves of Ni-NC-assisted TFT-NVMs for two different data state conditions. The devices with Ni-NCs and the P/E condition of AE12 V for 1 s can maintain a memory window of $1:1 V for a retention time of 10 4 s at room temperature.
